Notice of References Cited

Application/Control No.

10/773,113

Examiner

Mary C. Jacob

Applicant(s)/Patent Under
Reexamination
DAVID, BAKER

Art Unit
Page 1 of 2

U.S. PATENT DOCUMENTS

*	-	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,650,946	07-1997	Trimberger, Stephen M.	703/16
*	В	US-5,502,661	03-1996	Glunz, Wolfgang	703/14
*	С	US-5,838,693	11-1998	Morley, Sean P.	714/726
*	D	US-5,584,020	12-1996	Takasaki, Shigeru	703/13
*	E.	US-5,550,839	08-1996	Buch et al.	714/724
*	F	US-5,345,393	09-1994	Ueda, Masahiko	716/18
	G	US-			
	Н	US-			
	1	US-		·	
	J	US-			
	К	US-			
	l.	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν					
	0					
	Р					
	Q					
	R					
	s					
	Т				•	

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Pomeranz et al, "On the Detection of Reset Faults in Synchronous Sequential Circuits", 10th International Conference on VLSI Design, January 4-7. 1997, pages 470-474				
	V	International Search Report for PCT/GB98/03384				
	w	Liang et al, "Identifying Invalid Test States for Sequential Circuit Test Generation", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Col. 16, No. 9, September 1997				
	×	Glaser et al ("Mixed Level Test Generation for Synchronous Sequential Circuits Using the FOGBUSTER Algorithm", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, No. 4, April 1996				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited Application/Control No. | Applicant(s)/Patent Under Reexamination DAVID, BAKER Examiner | Art Unit | Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	, Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Ë	US-		·	·
	F	US-			
	G	US-			
	Н	US-			
	ı	US-	·		
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification .
	N					
	0					
	Р					
	Q					*
	R					
	S					
	Т					. 94

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Gonzalez et al (WO 94/23388)
	V	Nelson et al, "Digital Logic Circuit Analysis and Design", Prentice Hall, 1995, Section 6.4
	w	
	х	

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.